Beta
Subscribe

Networking

Articles (1)

Illustration of a chip die floorplan on a dark background in which the functional blocks are rows of server racks, joined by a regular 4-by-4 grid of switch nodes and dotted traces. One cluster at lower left is drawn in solid white with lime green traces; the rest of the floorplan is a pale grey outline.
Emergingnews

Panmnesia and Meta Researchers Outline a Cross-Rack CXL Fabric for AI Data Centers

Panmnesia says the Review's design spans up to 960 accelerators in one coherent domain. Public sources say it describes component silicon, not a deployed system.

AI InfrastructureSemiconductor Manufacturing
SCN Staff·